TET3000 Series
AC-DC / HVDC Front-End Power Supplies

The TET3000 Series is a 3000 Watt AC-DC power-factor-corrected (PFC) or DC/DC power supply that converts standard AC mains power or high voltage DC bus voltages into a main output of 12 VDC for powering intermediate bus architectures (IBA) in high performance and reliability servers, routers, and network switches.

The TET3000-12-069RA meets international safety standards and displays the CE-Mark for the European Low Voltage Directive (LVD).

Key Features & Benefits

- Best-in-class, Titanium efficiency
- Universal input voltage range: 90 - 300 VAC
- AC input with power factor correction
- DC input voltage range: 180 - 410 VDC
- Hot-plug capable
- Parallel operation with active current sharing thru analog bus
- Full digital controls for improved performance
- High density design: 31.7 W/in^3
- Small form factor: 555 x 69 x 40.5 mm (21.85 x 2.72 x 1.60 in)
- I2C communication interface with Power Management Bus protocol for monitoring, control, and firmware update via bootloader
- Overtemperature, output overvoltage and overcurrent protection
- RoHS Compliant
- 2 Status LEDs: AC OK and DC OK with fault signaling
- Safety-approved to IEC/EN 62368-1 and UL/CSA 62368-1.
- Three US patents (US 6,970,366 B2; US 8,503,199 B1; US9,166, 498 B2) and three US patents pending

Applications

- High Performance Servers
- Routers
- Networking Switches

bel

befuse.com/power-solutions

1. ORDERING INFORMATION

TET	3000	-	12	-	069	x	A	Option Code
Product Family	Power Level	Dash	V1 Output	Dash	Width	Airflow	Input	
TET Front-End	3000 W		12 V		69 mm	N: Normal R: Reverse[1]	A: AC	Blank: Standard model

[1] Front to Rear

2. OVERVIEW

The TET3000-12-069RA is a fully DSP controlled, highly efficient front-end power supply. It incorporates resonant-soft-switching technology and interleaved power trains to reduce component stresses, providing increased system reliability and very high efficiency. With a wide input operating voltage range and minimal linear derating of output power with respect to ambient temperature, the TET3000-12-069RA maximizes power availability in demanding server, switch, and router applications. The power supply is fan cooled and ideally suited for server integration with a matching airflow path.

The PFC stage is digitally controlled using a state-of-the-art digital signal processing algorithm to guarantee best efficiency and unity power factor over a wide operating range.

The DC-DC stage uses soft switching resonant techniques in conjunction with synchronous rectification. An active OR-ing device on the output ensures no reverse load current and renders the supply ideally suited for operation in redundant power systems. The always-on +12V standby output provides power to external power distribution and management controllers. Its protection with an active OR-ing device provides for maximum reliability.

Status information is provided with front-panel LEDs. In addition, the power supply can be monitored and controlled (i.e. fan speed setpoint) via I2C communication interface with Power Management Bus protocol. It allows full monitoring of the supply, including input and output voltage, current, power, and inside temperatures. The same I2C bus supports the bootloader to allow field update of the firmware in the DSP controllers.

Cooling is managed by a fan, controlled by the DSP controller. The fan speed is adjusted automatically depending on the actual power demand and supply temperature and can be overridden through the I2C buses.


Figure 1. TET3000-12-069RA Block Diagram

3. ABSOLUTE MAXIMUM RATINGS

Stresses in excess of the absolute maximum ratings may cause performance degradation, adversely affect long-term reliability and cause permanent damage to the supply.

PARAMETER		CONDITIONS / DESCRIPTION	MIN	MAX	UNITS
Vi maxc	Maximum Input	Continuous		300	VAC

TET3000 Series

4. INPUT

General Condition: $T_A = 0…+50$ °C, unless otherwise noted.

PARAMETER		DESCRIPTION / CONDITION	MIN	NOM	MAX	UNIT
$V_{i\,nom}$	AC Nominal Input Voltage		100	230	277	VAC
V_i	AC Input Voltage Ranges	Normal operating ($V_{i\,min}$ to $V_{i\,max}$)	90		300	VAC
$V_{i\,nom\,DC}$	DC Nominal Input Voltage[2]		240		380	VDC
$V_{i\,DC}$	DC Input Voltage Ranges	Normal operating ($V_{i\,min}$ to $V_{i\,max}$)	180		410	VDC
$V_{i\,derated}$	Derated Input Voltage Range	See *Figure 20* and *Figure 33*	90		180	VAC
$I_{i\,max}$	Max Input Current	$V_i > 200$ VAC, >100 VAC			17	A_{rms}
$I_{i\,p}$	Inrush Current Limitation	$V_{i\,min}$ to $V_{i\,max}$, $T_{NTC} = 25℃$ (*Figure 5*)			35	A_p
F_i	Input Frequency		47	50/60	63	Hz
PF	Power Factor	$V_{i\,nom}$, 50Hz, $> 0.2\ I_{1\,nom}$	0.96	0.99		W/VA
$V_{i\,on}$	Turn-on Input Voltage[3]	Ramping up	80		87	VAC
$V_{i\,off}$	Turn-off Input Voltage[3]	Ramping down	75		85	VAC
η	Efficiency Without Fan	$V_i = 230$ VAC, $0.1·I_{x\,nom}$, $V_{x\,nom}$, $T_A = 25℃$		94.3		%
		$V_i = 230$ VAC, $0.2·I_{x\,nom}$, $V_{x\,nom}$, $T_A = 25℃$		95.4		
		$V_i = 230$ VAC, $0.5·I_{x\,nom}$, $V_{x\,nom}$, $T_A = 25℃$		96.1		
		$V_i = 230$ VAC, $I_{x\,nom}$, $V_{x\,nom}$, $T_A = 25℃$		94.2		
T_{hold}	Hold-up Time	After last AC zero point, $V_1 > 10.8$V, V_{SB} within regulation, $V_i = 230$ VAC, $P_{x\,nom}$	12	16		ms

[2] In HVDC input application, LIVE pin has to be connected to "+" and NEUTRAL has to be connected to "-", Otherwise PSU will have no output

[3] The Front-End is provided with a typical hysteresis of 3 V during turn-on and turn-off within the ranges.

4.1 INPUT FUSE

Quick-acting 25 A input fuses (7 × 32.7 in mm) in series with both the L- and N-line inside the power supply protect against severe defects. The fuses are not accessible from the outside and are therefore not serviceable parts.

4.2 INRUSH CURRENT

The AC-DC power supply exhibits an X-capacitance of only 4.3 µF, resulting in a low and short peak current, when the supply is connected to the mains. The internal bulk capacitor will be charged through an NTC which will limit the inrush current.

NOTE: Do not repeat plug-in / out operations below 5 sec interval time at maximum input, high temperature condition, or else the internal in-rush current limiting device (NTC) may not sufficiently cool down and excessive inrush current or component failure(s) may result.

4.3 INPUT UNDER-VOLTAGE

If the RMS value of input voltage (either AC or DC) stays below the input undervoltage lockout threshold $V_{i\,on}$, the supply will be inhibited. Once the input voltage returns within the normal operating range, the supply will return to normal operation again.

4.4 POWER FACTOR CORRECTION

Power factor correction (PFC) (see *Figure 4*) is achieved by controlling the input current waveform synchronously with the input voltage. A fully digital controller is implemented giving outstanding PFC results over a wide input voltage and load ranges. The input current will follow the shape of the input voltage. If for instance the input voltage has a trapezoidal waveform, then the current will also show a trapezoidal waveform. At DC input voltage the PFC is still in operation, but the input current will be DC in this case.

4.5 EFFICIENCY

The high efficiency (see *Figure 2*) is achieved by using state-of-the-art GaN power devices in conjunction with soft-transition topologies minimizing switching losses and a full digital control scheme. Synchronous rectifiers on the output reduce the losses in the high current output path. The rpm of the fan is digitally controlled to keep all components at an optimal operating temperature regardless of the ambient temperature and load conditions. *Figure 3* shows efficiency when input voltage is supplied from a high voltage DC source.


Figure 2. AC Input Efficiency vs. Load current

*Figure 3. DC Input Efficiency vs. Load*

Figure 4. Power Factor vs. Load

*Figure 5. Inrush Current, Vin = 300Vac, 90°phase angle*
CH1: Vin (250V/div), CH2: Iin (10A/div), 20 ms/div

tech.support@psbel.com
belfuse.com/power-solutions

5. OUTPUT

General Condition: T_A = 0…+50 °C, unless otherwise noted.

PARAMETER		DESCRIPTION / CONDITION	MIN	NOM	MAX	UNIT
Main Output V_1						
$V_{1\,nom}$	Nominal Output Voltage	$0.5 \cdot I_{1\,nom}$, T_{amb} = 25 °C		12.3		VDC
$V_{1\,set}$	Output Setpoint Accuracy		-0.5		+0.5	% V_1 nom
$dV_{1\,tot}$	Total Regulation	$V_{i\,min}$ to $V_{i\,max}$, 0 to 100% $I_{1\,nom}$, $T_{a\,min}$ to $T_{a\,max}$	-2		+2	% V_1 nom
$P_{1\,nomll}$	Nominal Output Power	V_1 = 12.3 VDC, Vin < 180 VAC		See Figure 33		W
$I_{1\,nomll}$	Nominal Output Current	V_1 = 12.3 VDC, Vin < 180 VAC		See Figure 20		A
$P_{1\,nom}$	Nominal Output Power	V_1 = 12.3 VDC, Vin > 180 VAC		3000		W
$I_{1\,nom}$	Nominal Output Current	V_1 = 12.3 VDC, Vin > 180 VAC		244		A
$I_{V1\,ol}$	Short Time Over Load Current	V_1 = 12.3 VDC, Vin > 180 VAC $T_{a\,min}$ to $T_{a\,max}$, maximum duration 20 ms (See Section 5.2)			292	A
$V_{1\,pp}$	Output Ripple Voltage	$V_{1\,nom}$, $I_{1\,nom}$, 20MHz BW (See Section 5.1)		70	120	mVpp
$dV_{1\,Load}$	Load Regulation	V_i = V_{nom}, 0 - 100 % I_{nom}		170		mV
$dV_{1\,Line}$	Line Regulation	V_i = $V_{i\,min}...V_{i\,max}$		0		mV
dI_{share}	Current Sharing	$(I_x - I_y) / I_{tot}$, I > 25% I_{nom}	-5		+5	%
dV_{dyn}	Dynamic Load Regulation	ΔI = 50% I_{nom}, I = 5 … 100% I_{nom}, dI/dt = 1A/µs, recovery within 1% of $V_{1\,nom}$	-0.6		0.6	V
T_{rec}	Recovery Time			0.5	1	ms
$t_{AC\,V1}$	Start-up Time from AC	V_1 = 10.8 VDC (see *Figure 7*)		2.7	3	sec
$t_{V1\,rise}$	Rise Time	V_1 = 10…90% $V_{1\,nom}$ (see *Figure 8*)			20	ms
C_{Load}	Capacitive Loading	T_a = 25°C			30,000	µF
Standby Output V_{SB}						
$V_{SB\,nom}$	Nominal Output Voltage	$0.5 \cdot I_{SB\,nom}$, T_{amb} = 25°C		12		VDC
$V_{SB\,set}$	Output Setpoint Accuracy		-1		+1	% $V_{SB\,nom}$
$dV_{SB\,tot}$	Total Regulation	$V_{i\,min}$ to $V_{i\,max}$, 0 to 100% $I_{SB\,nom}$, $T_{a\,min}$ to $T_{a\,max}$	-3		+3	% $V_{SB\,nom}$
$P_{SB\,nom}$	Nominal Output Power	V_{SB} = 12 VDC		36		W
$I_{SB\,nom}$	Nominal Output Current	V_{SB} = 12 VDC		3		A
$V_{SB\,pp}$	Output Ripple Voltage	$V_{SB\,nom}$, $I_{SB\,nom}$, 20 MHz BW (See Section 5.1)		60	120	mVpp
dV_{SB}	Droop	0 - 100 % $I_{SB\,nom}$		200		mV
dV_{SBdyn}	Dynamic Load Regulation	ΔI_{SB} = 50% $I_{SB\,nom}$, I_{SB} = 5 … 100% $I_{SB\,nom}$, dI_o/dt = 1 A/µs, recovery within 1% of $V_{1\,nom}$	-0.6		0.6	V
T_{rec}	Recovery Time				0.5	ms
$t_{AC\,VSB}$	Start-up Time from AC	V_{SB} = 90% $V_{SB\,nom}$ (see *Figure 7*)		2.5	3	sec
$t_{VSB\,rise}$	Rise Time	V_{SB} = 10…90% $V_{SB\,nom}$ (see *Figure 9*)			20	ms
C_{Load}	Capacitive Loading	T_{amb} = 25°C			1,500	µF

5.1 OUTPUT VOLTAGE RIPPLE

Ripple and noise shall be measured using the following methods:
a) Outputs bypassed at the point of measurement with a parallel combination of 10µF tantalum capacitor in parallel with 0.1µF ceramic capacitors, referring the setup in *Figure 6*.
b) The ripple voltage is measured with 20 MHz BWL.

Figure 6. Output Ripple Test Setup

5.2 SHORT TIME OVERLOAD

The main output has the capability to allow load current up to 20% above the nominal output current rating for a maximum duration of 20ms. This allows the system to consume extended power for short time dynamic processes.

5.3 OUTPUT ISOLATION

Main and standby output and all signals are isolated from the chassis and protective earth connection, although the applied voltage must not exceed 100Vpeak to prevent any damage of the supply.
In order to prevent any potential difference in outputs or signals within the application these 3 grounds must be directly interconnected at system level. See also section 14 for pins to be interconnected.


Figure 7. Turn-On AC Line 230 VAC, full load (500 ms/div)
*CH1: Vin (200V/div); CH2: V1 (2V/div); CH3: VSB (2V/div)*

Figure 8. Turn-On AC Line 230 VAC, full load (1 ms/div)
*CH2: V1 (2 V/div)*

tech.support@psbel.com
belfuse.com/power-solutions

Figure 9. On AC Line 230 VAC, full load (2 ms/div)
*CH3: VSB (2 V/div)*

Figure 10. Turn-Off AC Line 230 VAC, full load (50 ms/div)
CH1: Vin (200V/div); CH2: V1 (2V/div); CH3: VSB (2V/div)


Figure 11. Short Circuit on V1 (20ms/div)
CH1: I1 (200 A/div); CH2: V1 (2V/div); CH3: VSB (2V/div)

Figure 12. AC Drop Out 12ms, 80% full load (10ms/div)
CH1: Vin (200V/div); CH2: V1 (2V/div); CH3: VSB (2V/div)

Figure 13. AC Drop Out 40 ms, full load (20 ms/div)
CH1: Vin (200 V/div); CH2: V1 (2 V/div); CH3: VSB (2 V/div)

Figure 14. AC Drop Out 40 ms, full load (200 ms/div),
*CH1: Vin (200 V/div); CH2: V1 (2 V/div); CH3: VSB (2 V/div)*

Figure 15. Load Transient V1, 12 to 134 A (500 µs/div)
*CH1: I1 (100 A/div); CH2: V1 (200 mV/div)*

Figure 16. Load Transient V1, 134 to 12 A (500 µs/div)
*CH1: I1 (100 A/div); CH2: V1 (200 mV/div)*

Figure 17. Load Transient V1, 122 to 244 A (500 µs/div)
CH1: I1 (100 A/div); CH2: V1 (200 mV/div)

Figure 18. Load Transient V1, 244 to 122 A (500 µs/div)
CH1: I1 (100 A/div); CH2: V1 (200 mV/div)

6.   PROTECTION

PARAMETER		DESCRIPTION / CONDITION	MIN	NOM	MAX	UNIT
F	Input Fuses (L+N)	Not user accessible, quick-acting (F)		25		A
$V_{1\,OV}$	OV Threshold V_1		13.6	14.2	14.8	VDC
$t_{OV\,V1}$	OV Latch Off Time V_1				1	ms
$V_{SB\,OV}$	OV Threshold V_{SB}		13.3	13.9	14.5	VDC
$t_{OV\,VSB}$	OV Latch Off Time V_{SB}				1	ms
$I_{V1\,lim}$	Current Limitation V_1	$V_1 < 180$ VAC, $T_a < 50$ °C $\;$ $V_1 < 180$ VAC, $T_a = 60$ °C [4] $\;$ $V_1 > 180$ VAC, $T_a < 50$ °C $\;$ $V_1 > 180$ VAC, $T_a = 60$ °C [4]	248 197	See Figure 20 255 204	262 211	A
$t_{V1\,lim}$	Current Limit Blanking Time	Time to latch off when in over current	20	25	30	ms
$I_{V1\,ol\,lim}$	Current Limit During Short Time Overload V_1	Maximum duration 20ms	292	300	308	A
$I_{V1\,SC}$	Max Short Circuit Current V_1	$V_1 < 3V$			350 [5]	A
$t_{V1\,SC\,off}$	Short Circuit Latch Off Time	Time to latch off when in short circuit		10		ms
$I_{VSB\,lim}$	Current Limitation V_{SB}		3.45		4.05	A
$t_{VSB\,lim}$	Current Limit Blanking Time	Time to hit hiccup when in over current			1	ms
T_{SD}	Over Temperature On Critical Points	Inlet ambient temperature PFC heatsink temperature DC-DC primary heatsink temperature OR-ing Mosfet temperature			60 85 105 115	°C

[4] See Figure 20 for linear derating > 50 °C
[5] Limit set doesn't include effects of main output capacitive discharge.

6.1 OVERVOLTAGE PROTECTION

The PSU provide a fixed threshold overvoltage (OV) protection implemented with a HW comparator. Once an OV condition has been triggered, the supply will shut down and latch the fault condition.

6.2 UNDERVOLTAGE DETECTION

Both main and standby outputs are monitored. LED and PWOK_L pin signal if the output voltage exceeds ±7% of its nominal voltage.
Output undervoltage protection is provided on both outputs. When either V_1 or V_{SB} falls below 93% of its nominal voltage, the output is inhibited.

6.3 CURRENT LIMITATION

MAIN OUTPUT

Two different over current protection features are implemented on the main output.

A static over current protection will shut down the output, if the output current does exceed $I_{V1\ lim}$ for more than 20ms. If the output current is increased slowly this protection will shut down the supply.

The main output current limitation level $I_{V1\ lim}$ will decrease if the ambient (inlet) temperature increases beyond 50 °C (see *Figure 20*). Note that the actual current limitation on V_1 will kick in at a current level approximately 10A higher than what is shown in *Figure 20* (see also section 9 for additional information).

The 2nd protection is a substantially rectangular output characteristic controlled by a software feedback loop. This protects the power supply and system during the 20 ms blanking time of the static over current protection. If the output current is rising fast and reaches $I_{V1\ ol\ lim}$, the supply will immediately reduce its output voltage to prevent the output current from exceeding $I_{V1\ ol\ lim}$. When the output current is reduced below $I_{V1\ ol\ lim}$, the output voltage will return to its nominal value.

When the main output over current, the V_1 will shut down for 10sec and restart automatically. The supply will auto-restart from a fault up to 5 times, after that it will latch off. The latch and restart counter can be cleared by recycling the input voltage or the PSON_L input. A failure on the Main output will shut down only the Main output, while Standby continues to operate.


Figure 19. Current Limitation on V_1 (V_i = 230VAC)

Figure 20. Derating on V1 vs Ta & Vin

Vin(Vac)	≤ 50℃ Iout_Nom(A)	≤ 50℃ Iout_OCP(A)	55℃ Iout_Nom (A)	55℃ Iout_OCP(A)	60℃ Iout_Nom (A)	60℃ Iout_OCP(A)
90.00	81.30	89.00	73.17	80.10	65.04	71.20
100.00	99.38	107.44	89.44	96.70	79.50	85.96
110.00	117.46	125.89	105.71	113.30	93.96	100.71
120.00	135.53	144.33	121.98	129.90	108.43	115.47
130.00	153.61	162.78	138.25	146.50	122.89	130.22
140.00	171.69	181.22	154.52	163.10	137.35	144.98
150.00	189.77	199.67	170.79	179.70	151.81	159.73
160.00	207.84	218.11	187.06	196.30	166.28	174.49
170.00	225.92	236.56	203.33	212.90	180.74	189.24
180.00	244.00	255.00	219.60	229.50	195.20	204.00
190.00	244.00	255.00	219.60	229.50	195.20	204.00
200.00	244.00	255.00	219.60	229.50	195.20	204.00
210.00	244.00	255.00	219.60	229.50	195.20	204.00
220.00	244.00	255.00	219.60	229.50	195.20	204.00
277.00	244.00	255.00	219.60	229.50	195.20	204.00
300.00	244.00	255.00	219.60	229.50	195.20	204.00

Main Output Nominal Output Current $I_{1\ nomll}$ & Current Limitation $I_{V1\ lim}$ vs Inlet Temperature (degC) & Vin(Vac)

STANDBY OUTPUT

On the standby output a hiccup type over current protection is implemented. This protection will shut down the standby output immediately when standby current reaches or exceeds $I_{SB\,lim}$. After an off-time of 1s the output automatically tries to restart. If the overload condition is removed the output voltage will reach again its nominal value. At continuous overload condition the output will repeatedly trying to restart with 1s intervals. A failure on the Standby output will shut down both Main and Standby outputs.

Figure 21. Current Limitation on V_{SB}

7.   MONITORING

PARAMETER		DESCRIPTION / CONDITION	MIN	NOM	MAX	UNIT
$V_{i\,mon}$	Input RMS Voltage	$V_{i\,min} \le V_i \le V_{i\,max}$	-2.5		+2.5	%
$I_{i\,mon}$	Input RMS Current	$I_i > 6\ A_{rms}$	-5		+5	%
		$I_i \le 6\ A_{rms}$	-0.3		+0.3	A_{rms}
$P_{i\,mon}$	True Input Power	$P_i > 700\ W$	-5		+5	%
		$P_i \le 700\ W$	-35		+35	W
$V_{1\,mon}$	V$_1$ Voltage		-2		+2	%
$I_{1\,mon}$	V$_1$ Current	I1 > 30 A	-2		+2	%
		I1 ≤ 30 A	-1		+1	A
$P_{o\,nom}$	Total Output Power	Po > 200 W	-5		+5	%
		Po ≤ 200 W	-10		+10	W
$V_{SB\,mon}$	Standby Voltage		-2		+2	%
$I_{SB\,mon}$	Standby Current	$I_{SB} \le I_{SB\,nom}$	-0.2		+0.2	A

8. SIGNALING AND CONTROL

8.1 ELECTRICAL CHARACTERISTICS

PARAMETER	DESCRIPTION	MIN	NOM	MAX	UNIT
PSKILL / PSON_L inputs					
V_{IL}	Input low level voltage	-0.2		0.5	V
V_{IH}	Input high level voltage	2.0		3.6	V
$I_{IL, H}$	Maximum input sink or source current	0		1	mA
$R_{puPSKILL}$	Internal pull up resistor on PSKILL		10		kΩ
R_{puPSON_L}	Internal pull up resistor on PSON_L		10		kΩ
PWOK_L output					
V_{OL}	Output low level voltage	$I_{sink} < 4$ mA	-0.2		0.4	V
V_{puPWOK_L}	External pull up voltage			12	V
R_{puPWOK_L}	Recommended external pull up resistor on PWOK_L at $V_{puPWOK\_L} = 3.3$ V		10		kΩ
Low level output	All outputs are turned on and within regulation				
High level output	In standby mode or V_1/V_{SB} have triggered a fault condition				
INOK_L output					
V_{OL}	Output low level voltage	$I_{sink} < 4$ mA	-0.2		0.4	V
V_{puINOK_L}	External pull up voltage			12	V
R_{puINOK_L}	Recommended external pull up resistor on INOK_L at $V_{puINOK\_L} = 3.3$V		10		kΩ
Low level output	Input voltage is within range for PSU to operate				
High level output	Input voltage is not within range for PSU to operate				
SMB_ALERT_L output					
V_{OL}	Output low level voltage	$I_{sink} < 4$ mA	-0.2		0.4	V
$V_{puSMB\_ALERT\_L}$	External pull up voltage			12	V
$R_{puSMB\_ALERT\_L}$	Recommended external pull up resistor on SMB_ALERT_L at $V_{puSMB\_ALERT\_L} = 3.3$V		10		kΩ
Low level output	PSU in warning or failure condition				
High level output	PSU is ok				

8.2 INTERFACING WITH SIGNALS

A 15V zener diode is added on all signal pins versus signal ground SGND to protect internal circuits from negative and high positive voltage. Signal pins of several supplies running in parallel can be interconnected directly. A supply having no input power will not affect the signals of the paralleled supplies.

ISHARE pins must be interconnected without any additional components. This in-/output also has a 15 V zener diode as a protection device and is disconnected from internal circuits when the power supply is switched off.

Asia-Pacific	Europe, Middle East	North America
+86 755 298 85888	+353 61 49 8941	+1 866 513 2839

© 2023 Bel Power Solutions & Protection   BCD.00833_AF

8.3 FRONT LEDS

The front-end has 2 front LEDs showing the status of the supply. LED number one is green and indicates AC power is on or off, while LED number two is bi-colored: green and yellow, and indicates DC power presence or fault situations. For the position of the LEDs see *Table 1* lists the different LED status.

OPERATING CONDITION	LED SIGNALING
AC LED	
AC Line Within Range	Solid Green
AC Line UV Condition	Off
DC LED [6]	
Normal Operation	Solid Green
PSON_L High	Blinking Yellow (1:1)
V_1 or V_{SB} Out Of Regulation Over Temperature Shutdown Output Over Voltage Shutdown (V_1 or V_{SB}) Output Under Voltage Shutdown (V_1 or V_{SB}) Output Over Current Shutdown (V_1 or V_{SB})	Solid Yellow
Over Temperature Warning	Blinking Yellow/Green (2:1)
Minor Fan Regulation Error (>5%, <15%)	Blinking Yellow/Green (1:1)

[6] The order of the criteria in the table corresponds to the testing precedence in the controller.

Table 1. LED Status

8.4 PRESENT_L

The PRESENT_L is normally a trailing pin within the connector and will contact only once all other connector contacts are closed. This active-low pin is used to indicate to a power distribution unit controller that a supply is plugged in. The maximum sink current on PRESENT_L pin should not exceed 10 mA.


Figure 22. PRESENT_L Signal Pin

8.5 PSKILL INPUT

The PSKILL input is an active-high and normally a trailing pin in the connector and is used to disconnect the main output as soon as the power supply is being plugged out. This pin should be connected to SGND in the power distribution unit. The standby output will remain on regardless of the PSKILL input state.

8.6 AC TURN-ON / DROP-OUTS / INOK_L

The power supply will automatically turn-on when connected to the AC line under the condition that the PSON_L signal is pulled low and the AC line is within range. The INOK_L is an open collector output that requires an external pull-up to a maximum of 12V indicating whether the input is within the range the power supply can use and turn on. The INOK_L signal is active-low. The timing diagram is shown in *Figure 23* and referenced in *Table 2*.

OPERATING CONDITION		MIN	MAX	UNIT
$t_{AC\ VSB}$	AC Line to 90% V_{SB}		3	sec
$t_{AC\ V1}$	AC Line to 90% V_1		3	sec
$t_{INOK\_L\ on1}$	INOK_L signal on delay (start-up)		1800	ms
$t_{INOK\_L\ on2}$	INOK_L signal on delay (dips)	0	100	ms
$t_{V1\ holdup}$	Effective V_1 holdup time	12	300	ms
$t_{VSB\ holdup}$	Effective V_{SB} holdup time	40	300	ms
$t_{INOK\_L\ V1}$	INOK_L to V_1 holdup	7		ms
$t_{INOK\_L\ VSB}$	INOK_L to V_{SB} holdup	27		ms
$t_{V1\ off}$	Minimum V_1 off time	1000		ms
$t_{VSB\ off}$	Minimum V_{SB} off time	1000		ms
$t_{V1dropout}$	Minimum V_1 dropout time (0.8*$I_{1\ nom}$)	12		ms
$t_{VSBdropout}$	Minimum V_{SB} dropout time	40		ms

*Table 2. AC Turn-on / Dip Timing*

*Figure 23. AC Turn-On Timing*



Figure 24. AC Short Dips

Figure 25. AC Long Dips

8.7 PSON_L INPUT

The PSON_L is an internally pulled- up (3.3V) input signal to enable / disable the main output V_1 of the front-end. This active-low pin is also used to clear any latched fault condition. The timing diagram is given in *Figure 26* and the parameters in *Table 3*.

OPERATING CONDITION		MIN	MAX	UNIT
$t_{PSON\_L\ V1on}$	PSON_L to V_1 Delay (on)	150	250	ms
$t_{PSON\_L\ V1off}$	PSON_L to V_1 Delay (off)	0	100	ms

Table 3. PSON_L Timing

8.8 PWOK_L SIGNAL

The PWOK_L is an open collector output that requires an external pull-up to a maximum of 12 V indicating whether both V_{SB} and V_1 outputs are within regulation. This pin is active-low. The timing diagram is shown in *Figure 26* and referenced in *Table 4*.


Figure 26. PSON_L Turn-on/off Timing

OPERATING CONDITION		MIN	MAX	UNIT
$t_{PWOK\_L\ del}$	V_1 to PWOK_L Delay (on)	250	350	ms
$t_{PWOK\_L\ warn}$	V_1 to PWOK_L Delay (off)	0	5	ms

Table 4. PWOK_H Timing

8.9 CURRENT SHARE

The PSU have an active current share scheme implemented for V_1. All the ISHARE current share pins need to be interconnected in order to activate the sharing function. If a supply has an internal fault or is not turned on, it will disconnect its ISHARE pin from the share bus. This will prevent dragging the output down (or up) in such cases.

The current share function uses an analog bus. The controller implements a Master/Slave current share function. The power supply providing the largest current among the group is automatically the Master. The other supplies will operate as Slaves and increase their output current to a value close to the Master by slightly increasing their output voltage. The voltage increase is limited to +250 mV.

The standby output uses a passive current share method (droop output voltage characteristic).

No of paralleled PSUs	Maximum available power on main 12V without redundancy	Maximum available power on main 12V with n+1 redundancy	Maximum available power on standby output
1	3,000 W	-	36 W
2	5,850 W	3,000 W	36 W
3	8,700 W	5,850 W	36 W
4	11,550 W	8,700 W	36 W
5	14,400 W	11,550 W	36 W
6	17,250 W	14,400 W	36 W

Table 5. Power Available When PSU in Redundant Operation

8.10 SENSE INPUTS

Main output has sense lines implemented to compensate for voltage drop on load wires. The maximum allowed voltage drop is 200 mV on the positive rail and 100 mV on the PGND rail.
With open sense inputs the main output voltage will rise by 250 mV. Therefore, if not used, these inputs should be connected to the power output and PGND close to the power supply connector. The sense inputs are protected against short circuit. In this case the power supply will shut down.

tech.support@psbel.com
belfuse.com/power-solutions

8.11   I2C / POWER MANAGEMENT BUS COMMUNICATION

The interface driver in the power supply is referenced to the SGND. The power supply is a communication slave device only; it never initiates messages on the I²C buses by itself. The communication bus voltage and timing is defined in *Table 6* and further characterized through:

- There are 10kΩ internal pull-up resistors
- The SDA/SCL IOs must be pull-up externally to 3.3 ± 0.3 V
- Pull-up resistor should be 2 – 5 kΩ to ensure SMBUS compliant signal rise times
- I2C clock speed up to 100 kbps
- Clock stretching limited to 1 ms
- SCL low time-out of >25 ms with recovery within 10 ms
- Recognizes any time Start/Stop bus conditions

Figure 27. Physical Layer of Communication Interface

The SMB_ALERT_L signal indicates that the power supply is experiencing a problem that the system agent should investigate. This is a logical OR of the Shutdown and Warning events.

Communication to the DSP or the EEPROM will be possible as long as the input AC (DC) voltage is provided. If no AC (DC) is present, communication to the unit is possible as long as it is connected to a live V_{SB} output (provided e.g. by the redundant unit). If only V_1 is provided, communication is not possible.

PARAMETER	DESCRIPTION	CONDITION	MIN	MAX	UNIT
V_{iL}	Input low voltage		-0.2	0.4	V
V_{iH}	Input high voltage		2.1	3.6	V
V_{hys}	Input hysteresis		0.15		V
V_{oL}	Output low voltage	4 mA sink current	0	0.4	V
t_r	Rise time for SDA and SCL		$20+0.1C_b$[1]	300	ns
t_{of}	Output fall time ViHmin → ViLmax	10 pF < C_b[1] < 400 pF	$20+0.1C_b$[1]	250	ns
I_i	Input current SCL/SDA	0.1 VDD < Vi < 0.9 VDD	-10	10	µA
C_i	Capacitance for each SCL/SDA			47	pF
f_{SCL}	SCL clock frequency		0	100	kHz
R_{pu}	External pull-up resistor	f_{SCL} ≤ 100 kHz		1000 ns / C_b[7]	Ω
t_{HDSTA}	Hold time (repeated) START	f_{SCL} ≤ 100 kHz	4.0		µs
t_{LOW}	Low period of the SCL clock	f_{SCL} ≤ 100 kHz	4.7		µs
t_{HIGH}	High period of the SCL clock	f_{SCL} ≤ 100 kHz	4.0		µs
t_{SUSTA}	Setup time for a repeated START	f_{SCL} ≤ 100 kHz	4.7		µs
t_{HDDAT}	Data hold time	f_{SCL} ≤ 100 kHz	0	3.45	µs
t_{SUDAT}	Data setup time	f_{SCL} ≤ 100 kHz	250		ns
t_{SUSTO}	Setup time for STOP condition	f_{SCL} ≤ 100 kHz	4.0		µs
t_{BUF}	Bus free time between STOP and START	f_{SCL} ≤ 100 kHz	5		ms
EEPROM_WP					
V_{iL}	Input low voltage		-0.2	0.4	V
V_{iH}	Input high voltage		2.1	3.6	V
I_i	Input sink or source current		-1	1	mA
R_{pu}	Internal pull-up resistor to 3.3V		10k		Ω

[7] Cb = Capacitance of bus line in pF, typically in the range of 10…400 pF

Table 6. I²C / SMBus Specification

Asia-Pacific

+86 755 298 85888

Europe, Middle East

+353 61 49 8941

North America

+1 866 513 2839

© 2023 Bel Power Solutions & Protection   BCD.00833_AF

Figure 28. I²C / SMBus Timing

8.12   ADDRESS SELECTION

The supply supports Power Management Bus communication protocol, address for Power Management Bus communication is at fixed to 0x20. The EEPROM is at fixed address = 0xA0.

8.13   CONTROLLER AND EEPROM ACCESS

The controller and the EEPROM in the power supply share the same I²C bus physical layer (see *Figure 29*).
In order to write to the EEPROM, the write protection needs to be disabled by setting EEPROM_WP input correctly.
If EEPROM_WP is High, write is not allowed to the EEPROM and if Low, write is allowed.
The EEPROM provides 2K bits of user memory. None of the bytes are used for the operation of the power supply.


Figure 29. I²C Bus to DSP and EEPROM

8.14   EEPROM PROTOCOL

The EEPROM follows the industry communication protocols used for this type of device. Even though page write / read commands are defined, it is recommended to use the single byte write / read commands.

WRITE

The write command follows the SMBus 1.1 Write Byte protocol. After the device address with the write bit cleared a first byte with the data address to write to is sent followed by the data byte and the STOP condition. A new START condition on the bus should only occur after 5ms of the last STOP condition to allow the EEPROM to write the data into its memory.

S	Address	W	A	Data Address	A	Data	A	P

READ

The read command follows the SMBus 1.1 Read Byte protocol. After the device address with the write bit cleared the data address byte is sent followed by a repeated start, the device address and the read bit set. The EEPROM will respond with the data byte at the specified location.

S	Address	W	A	Data Address	A

| S	Address	R	A	Data	nA	P

8.15   POWER MANAGEMENT BUS PROTOCOL

The Power Management Bus (Power Management Bus) is an open standard protocol that defines means of communicating with power conversion and other devices. For more information, please see the System Management Interface Forum web site at: www.powerSIG.org.

Power Management Bus command codes are not register addresses. They describe a specific command to be executed. TET3000-12-069RA supply supports the following basic command structures:

- Clock stretching limited to 1 ms
- SCL low time-out of >25 ms with recovery within 10 ms
- Recognized any time Start/Stop bus conditions

WRITE

The write protocol is the SMBus 1.1 Write Byte/Word protocol. Note that the write protocol may end after the command byte or after the first data byte (Byte command) or then after sending 2 data bytes (Word command).

| S | Address | W | A | Command | A |

| Data Low Byte[1] | A | Data High Byte[1] | A | P |

[1] Optional

In addition, Block write commands are supported with a total maximum length of 255 bytes. See TET3000-12-069RA Programming Manual for further information.

| S | Address | W | A | Command | A | Byte Count | A |

| Byte 1 | A | - - - | Byte N | A | P |

READ

The read protocol is the SMBus 1.1 Read Byte/Word protocol. Note that the read protocol may request a single byte or word.

| S | Address | W | A | Command | A |

| S | Address | R | A | Data (Low) Byte | A | Data High Byte[1] | nA | P |

[1] Optional

In addition, Block read commands are supported with a total maximum length of 255 bytes. See TET3000-12-069RA Power Management Bus Communication Manual URP.00560 for further information.

| S | Address | W | A | Command | A | S | Address | R | A |

| Byte Count | A | Byte 1 | A | - - - | Byte N | nA | P |

8.16   GRAPHICAL USER INTERFACE

Bel Power Solutions provides I²C Utility" a Windows® XP/Vista/Win7 compatible graphical user interface allowing the programming and monitoring of the TET3000-12-069RA Front-End. The utility can be downloaded on befuse.com/lpower-solutions and supports both the PSMI and Power Management Bus protocols.

The GUI allows automatic discovery of the units connected to the communication bus and will show them in the navigation tree. In the monitoring dialog, the power supply can be controlled and monitored.

If the GUI is used in conjunction with the TET3000-12-069RA Evaluation Kit it is also possible to control the PSON_L pin(s) of the power supply.


Figure 30. Monitoring dialog of the I²C Utility

9.   TEMPERATURE AND FAN CONTROL

To achieve best cooling results sufficient airflow through the supply must be ensured. Do not block or obstruct the airflow at the rear of the supply by placing large objects directly at the output connector. The air enters through the front of the supply and leaves at the rear. The PSU has been designed for horizontal operation.

The fan inside of the supply is controlled by a microprocessor. The rpm of the fan is adjusted to ensure optimal supply cooling and is a function of output power and the inlet temperature.


Figure 31. Airflow direction

Figure 32. Fan Speed vs. Main Output Load

Figure 33. Thermal Derating

Vin(Vac)	50℃ Pout_Nom(W)	55℃ Pout_Nom(W)	60℃ Pout_Nom(W)
90	1000	900	800
100	1222	1100	978
110	1445	1300	1156
120	1667	1500	1334
130	1889	1700	1512
140	2112	1901	1689
150	2334	2101	1867
160	2556	2301	2045
170	2779	2501	2223
180	3001	2701	2401
190	3001	2701	2401
200	3001	2701	2401
210	3001	2701	2401
220	3001	2701	2401
277	3001	2701	2401
300	3001	2701	2401

Table 7. Main Output Nominal Output Power $P_{1\ noml}$ vs Inlet Temperature (degC) & Vin(Vac)

10. ELECTROMAGNETIC COMPATIBILITY

10.1 IMMUNITY

PARAMETER	DESCRIPTION / CONDITION	CRITERION
ESD Contact Discharge	IEC / EN 61000-4-2, ±8 kV, 25+25 discharges per test point (metallic case, LEDs, connector body)	A
ESD Air Discharge	IEC / EN 61000-4-2, ±15 kV, 25+25 discharges per test point (non-metallic user accessible surfaces)	A
Radiated Electromagnetics Filed	IEC / EN 61000-4-3, 10 V/m, 1 kHz/80% Amplitude Modulation, 1 μs Pulse Modulation, 10 kHz…2 GHz	A
Burst	IEC / EN 61000-4-4, level 3 AC port ±2 kV, 1 minute DC port ±1 kV, 1 minute	A
Surge	IEC / EN 61000-4-5 Line to earth: level 3, ±2 kV Line to line: level 2, ±1 kV	A
RF Conducted Immunity	IEC/EN 61000-4-6, Level 3, 10 Vrms, CW, 0.1 … 80 MHz	A
Voltage Dips and Interruptions	IEC/EN 61000-4-11 1) Vi 230Volts, 80% Load, Dip 100%, Duration 12ms 2) Vi 230Volts, 100% Load, Dip 100%, Duration < 50 ms 3) Vi 230Volts, 100% Load, Dip 100%, Duration > 50 ms	A V1: B; VSB: A B

10.2   EMISSION

PARAMETER	DESCRIPTION / CONDITION	CRITERION
Conducted Emission	EN55022 / CISPR 22: 0.15 … 30 MHz, QP and AVG	Class A
Radiated Emission	EN55022 / CISPR 22: 30 MHz … 1 GHz, QP	Class A
Harmonic Emissions	IEC61000-3-2, Vin = 230 VAC, 50 Hz, 100% Load	Class A
AC Flicker	IEC / EN 61000-3-3, d_{max} < 3.3%	Pass
Acoustical Noise	Sound power statistical declaration (ISO 9296, ISO 7779, IS9295) @ 50% load	60 dBA

11. SAFETY / APPROVALS

Maximum electric strength testing is performed in the factory according to IEC/EN 62368-1, and UL/CSA 62368-1. Input-to-output electric strength tests should not be repeated in the field. Bel Power Solutions will not honor any warranty claims resulting from electric strength field tests.

PARAMETER	DESCRIPTION / CONDITION	MIN	NOM	MAX	UNIT
Agency Approvals	UL 62368-1 CAN/CSA-C22.2 No. 62368-1 IEC 62368-1 EN 62368-1		Approved by independent body (see CE Declaration)		
Isolation Strength	Input (L/N) to case (PE)		Basic		
	Input (L/N) to output		Reinforced		
	Output to case (PE)		Functional		
Creepage / Clearance	Primary (L/N) to protective earth (PE)	3.8/2.3			mm
	Primary to secondary	7.6/4.6			
Electrical Strength Test	Input to case	2.5			kVDC
	Input to output	5.0			
	Output and Signals to case	0.1			

12.   ENVIRONMENTAL

PARAMETER		DESCRIPTION / CONDITION	MIN	NOM	MAX	UNIT
T_A	Ambient Temperature	$V_{i\,min}$ to $V_{i\,max}$, $I_{i\,nom}$, $I_{SB\,nom}$ at 5000m	0		+40	°C
		$V_{i\,min}$ to $V_{i\,max}$, $I_{i\,nom}$, $I_{SB\,nom}$ at 2000m	0		+50	°C
T_{Aext}	Extended Temp. Range	Derated output (see *Figure 20* and *Figure 33*) at 2000 m	+50		+60	°C
T_S	Storage Temperature	Non-operational	-40		+70	°C
	Altitude	Operational, above Sea Level (see derating)	-		5000	m
N_a	Audible Noise	$V_{i\,nom}$, 60% $I_{o\,nom}$, T_A = 25°C		53		dBA
	Cooling	System Back Pressure			0.5	in-H$_2$0

13. MECHANICAL

| PARAMETER		DESCRIPTION / CONDITION	MIN	NOM	MAX	UNIT
	Dimensions	Width		69		mm
		Height		40.5		mm
		Depth		555		mm
M	Weight			2.4		kg

Figure 34. Bottom, top and side views

**NOTE:** A 3D step file of the power supply casing is available on request.

Figure 35. Front view

Figure 36. Rear view

14. CONNECTORS

Unit: FCI Connectors P/N 51939-768LF or equivalent   Note: A1 and A2 are Trailing Pin (short pins)
Mating connector: FCI Connectors P/N 51915-401LF
                       For Main Output Pins, see section 15

| PIN	NAME	DESCRIPTION
Output Pins		
3,4	V1	+12 VDC main output
1,2	PGND	+12 VDC main output ground
Input Pins		
P1	LIVE	AC Live Pin
P2	N.C	No metal pin connection
P3	NEUTRAL	AC Neutral Pin
P4	N.C.	No metal pin connection
P5	P.E.	Protective Earth Pin
Control Pins		
A1	PSKILL	Power supply kill (trailing pin): active-high
B1	PWOK_L	Power OK signal output: active-low
C1	INOK_L	Input OK signal: active-low
D1	PSON_L	Power supply on input: active-low
A2	PRESENT_L	Power supply present (trailing pin): active-low
B2	SGND	Signal ground[8] (return)
C2	SGND	Signal ground[8] (return)
D2	SGND	Signal ground[8] (return)
A3	SCL	I^{2}C clock signal line
B3	SDA	I^{2}C data signal line
C3	SMB_ALERT_L	SMB Alert signal output: active-low
D3	ISHARE	V$_1$ Current share bus
A4	EEPROM_WP	EEPROM write protect
B4	RESERVED	Reserved
C4	V1_SENSE_R	Main output negative sense
D4	V1_SENSE	Main output positive sense
A5	VSB	Standby positive output
B5	VSB	Standby positive output
C5	VSB_GND	Standby Ground[8]
D5	VSB_GND	Standby Ground[8]

[8] These pins should be connected to PGND on the system.
See section 8 for pull up resistor settings of signal pins
All signal pins are referred to SGND

tech.support@psbel.com
belfuse.com/power-solutions

15. SHELF LEVEL CONFIGURATION (Provisional)

The recommended pin configuration below is based on company's own Shelf design and provided here as reference. Customer pin lengths within the range indicated is acceptable.

The recommended system bay configuration below is based on company's own Shelf design and provided here as a reference.

16. ACCESSORIES

ITEM	DESCRIPTION	ORDERING PART NUMBER	SOURCE
	I²C Utility Windows XP/Vista/7 compatible GUI to program, control and monitor TET3000-12-069RA Front-Ends (and other I²C units)	N/A	befuse.com/lpower-solutions
	Single Connector Board Connector board to operate TET3000-12-069RA unit. Includes an on-board USB to I²C converter (use *I²C Utility* as desktop software).	YTM.G1S01.0	befuse.com/lpower-solutions
	AC Can Filter Recommended AC can filter used on system side.	C20F.0011 20GENG3E-R	Schurter Inc. Delta Electronics

17. REVISION HISTORY

REVISION	DESCRIPTION OF CHANGES	DATE	ORIGINATOR
AA	Initial release	2017-01-03	Jun.li
AB	1) Correct PSKILL description typo, PSKILL is "active-high" not "active-low" in section 8.5 page 12 2) Change Connector Board ORDERING PART NUMBER to YTM.G1S01.0 from YTM.U0M00.0 in section 16, page 24 3) Add a table of "*Main Output Nominal Output Current $I_{1\,nomII}$ & Current Limitation $I_{V1\,lim}$ vs Inlet Temperature (degC) & Vin(Vac)*" in section 6.3 page 9 4) Add a table of "*Main Output Nominal Output Power $P_{1\,nomII}$ vs Inlet Temperature (degC) & Vin(Vac)*" in section 9, page 18	2017-03-16	Jun.li
AC	1) Change t_{BUF} from 4.7us to 5ms in section 8.11 page15 2) Correct *Figure 34 - I^2C / SMBus Timing* typo in section 8.11 page16, SDA and SCL was interchanged 3) Updated Section 15, updated mechanical drawings	2017-06-10	Jun.li
AD	1) Change plug-in / out interval time to 5 sec from 90 sec in section 4.2 page 3 2) Website URL updated from belpowersolutions.com to belfuse.com/power-solutions.	2017-12-14	Jun.li
AE	Disclaimer added to the first page: Power Management Bus is a registered trademark of SMIF, Inc.	2018-Jan-10	VS
AF	Change section 14,add or equivalent for connector	2023-July-10	Xiao Xue
AG	Add "or equivalent" to output connector at section 14 Update the safety-approve standard at page 1 Update the safety approve standard and electrical strength test at section 11	2023-Aug-18	Xiao Xue

For more information on these products consult: tech.support@psbel.com

NUCLEAR AND MEDICAL APPLICATIONS - Products are not designed or intended for use as critical components in life support systems, equipment used in hazardous environments, or nuclear control systems.
TECHNICAL REVISIONS - The appearance of products, including safety agency certifications pictured on labels, may change depending on the date manufactured. Specifications are subject to change without notice.

Asia-Pacific	Europe, Middle East	North America
+86 755 298 85888	+353 61 49 8941	+1 866 513 2839

© 2023 Bel Power Solutions & Protection   BCD.00833_AF